

CLAIMS

What is claimed is:

1 1. A method for clock generation and distribution in an emulation system
2 comprising:
3 generating a derived clock signal from a look up table, wherein an index to the
4 look up table is generated by counting cycles of a base clock signal;
5 stopping emulation by stopping the base clock signal, wherein the index to the
6 look up table is stopped at a stopping point in the derived clock cycle and the derived
7 clock signal does not continue to a subsequent transition before stopping; and
8 resuming emulation by resuming the base clock signal, wherein the derived clock
9 signal is resumed at the stopping point in the derived clock signal cycle.

1 2. The method of claim 1, wherein the step of generating a derived clock
2 signal further comprises:
3 accessing an entry in a look up table having an address corresponding to the
4 number of intermediate clock signals that have been counted; and
5 outputting a signal level in response to the entry accessed.

1 3. An emulation system comprising:
2 a plurality of emulation boards each having hardware to emulate one or more
3 circuit designs;
4 means for interconnecting the plurality of emulation boards;
5 a clock generation circuit comprising
6 a base clock generation circuit that generates a base clock signal of a first
7 frequency, and
8 a derived clock generation circuit having

9 a frequency divider circuit coupled to receive the base clock signal,
10 a counter circuit coupled to receive an output of the frequency
11 divider circuit, and
12 a look up table coupled to receive an output of the counter circuit,
13 wherein the output of the counter circuit is used to index entries in the
14 look up table, and further wherein the entries in the look up table indicate
15 a signal level for a derived clock signal generated by the clock generation
16 circuitry.

1 4. The emulation system of claim 3, further comprising a plurality of clock
2 generation circuits coupled in parallel to generate a plurality of derived clock signals.

1 5. The emulation system of claim 4, wherein the plurality of clock generation
2 circuits each further comprise a selection circuit comprising a multiplexor coupled to
3 receive the base clock signal and to receive an external clock signal from an external
4 source, the multiplexor having an output coupled to the frequency divider circuit, wherein
5 a select input of the multiplexor is provided by the external source.

1 6. The emulation system of claim 5, wherein the plurality of clock generation
2 circuits each further comprise a frequency multiplier circuit that multiplies the external
3 clock signal and provides a multiplied external clock signal to the multiplexor.

1 7. The emulation system of claim 3, wherein the clock signal is distributed to
2 the plurality of emulation boards.

1 8. An apparatus for generating clock signals in an emulation system
2 comprising:

3 means for generating a derived clock signal from a look up table, wherein an
4 index to the look up table is generated by counting cycles of a base clock signal;
5 means for stopping emulation by stopping the base clock signal, wherein the index
6 to the look up table is stopped at a stopping point in the derived clock cycle and the
7 derived clock signal does not continue to a subsequent transition before stopping; and
8 means for resuming emulation by resuming the base clock signal, wherein the
9 derived clock signal is resumed at the stopping point in the derived clock signal cycle.

1 9. The apparatus of claim 8, wherein the means for generating a derived
2 clock signal further comprises:

3 means for accessing an entry in a look up table having an address corresponding
4 to the number of intermediate clock signals that have been counted; and

5 means for outputting a signal level in response to the entry accessed.

add A3